Design Engineer II (R34799) | Cadence | Bangalore, KA

Job description:

Cadence have an immediate opening in the Post Silicon Physical Layer Electrical Validation team at Cadence Design Systems Bangalore, for the post of “Design Engineer II”.

Job duties and responsibilities:

The responsibility entails performing pre silicon Physical Layer Electrical Validation infrastructure development as well as post silicon validation primarily on Cadence’s High Speed SERDES Test chips, ie, activities involving (but not limited to) designing the hardware and software architecture required to test the test chips (be it the test PCBs, controlling FPGA platforms, Labview/python automation for controlling the HW etc), defining test plans for rigorously testing the compliance of the Test chips to the Physical Layer Electrical specifications, implementing these tests as planned, generating high quality test reports based on the test results etc.

Qualifications and Experience required:

  • 2-3 years (with Btech) or 0-1 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation
  • For Btech candidates, Hands-on experience in using High Speed Oscilloscopes (>2GHz oscilloscope bandwidth at least) AND/OR Bit Error Rate Testers (BERT) is MANDATORY.
  • For Mtech candidates, Hands-on experience in using High Speed Oscilloscopes (>2GHz oscilloscope bandwidth at least) AND/OR Bit Error Rate Testers (BERT) is a significant added plus.
  • Physical Layer electrical validation experience on AT LEAST ONE High speed SERDES protocol like PCIe, USB, DP, ethernet, SRIO, JESD204, DDRIO etc is a significant added plus.
  • Candidates are expected to be passionate about analog and digital electronic circuit design aspects as well as signal processing related aspects.
  • 1-2 years of experience in FPGA Design, PCB schematic and layout design & Prototyping will be an added plus
  • Pre-Silicon IP/SoC Physical Layer Electrical Validation experience related to board bring-up & Debug is an added plus.
  • Familiarity with Verilog RTL coding, FPGA coding, Labview, python, C/C++, TCL is an added plus

Job/Req. ID: R34799

CompanyCadence

LocationBangalore, KA

Job CategoryVLSI Engineering

Join all India VLSI Jobs Telegram Group

Sorry, the job you’re looking for is not available. There are other latest opportunities you might be interested in. Check them out on the homepage.