Job description:
Synopsys is conducting an interview for the post of Applications Engineer.
Applications Engineer position offers a wonderful opportunity to work on most challenging technical problems in verification domain and innovative technologies under Synopsys Verification Platform. Looking for an experienced and motivated professional who enjoys problem solving, open to continuous learning, passionate to work on cutting edge technologies and has excellent communication skills.
It gives exposure to the breadth of HDL/HVL, methodologies, static and formal verification, dynamic simulation aspects including debug and experience in working in a diverse environment where interaction with domain experts across global locations will be involved.
Job requirements:
- Educational qualification: Bachelor’s degree in Electronics
- Exposure to formal verification concepts/System Verilog, System Verilog assertions is an advantage
- Exposure to Synopsys EDA tools (VC Formal) would be an added advantage
- Solid fundamentals in Digital design, HDLs (Verilog/VHDL) and System Verilog
- Excellent written and oral communication skills is a must as the role requires interfacing with clients, review their challenges, proposing solutions
- Must have working knowledge on UNIX, Tcl and/or any other scripting language to be effective
- Team player, partners with multiple stakeholders, has attention to detail and innovative mindset
- Motivated, doer and self-organized team worker with good social communication skills
Open to travel, ability to multi-task, be detail-oriented
Job/Req. ID: 50592BR
Company: Synopsys
Location: Bangalore, KA
Job Category: VLSI or Electronics Engineering
Do you want Job alerts on your Phone? Join our WhatsApp/Telegram Group
This Job is closed, find other latest jobs on the homepage.
