Verification Engineer Job Opportunity In Bangalore at Infineon Technologies

Job description:

Infineon Technologies is looking for Silicon Validation Engineers in Bangalore.

Duties and responsibilities:

As a Pre silicon validation Engineer you will be interfacing with the silicon validation and char teams by driving functional validation & characterization of microcontroller products. Develop and Build test lists and perform Validation on FPGA.

In your new role you will:

  • Interfacing with the silicon validation, char teams to understand the requirements.
  • Develop and build test list, automation suite including software and firmware for revisions of the silicon.
  • Validation on FPGA (pre-silicon) and Silicon, working with the cross functional teams for debugging.
  • Python/LabVIEW based bench test equipment automation to support silicon validation and characterization testing.
  • Manage schedules and liaison with cross functional teams, when associated as a program manager.

Qualifications and experienced required:

You are best equipped for this task if you have:

  • Bachelor’s/Master’s degree in Electronics, Computer Science or related field of study.
  • 1+ years of experience and understanding of microcontroller and SoC products.
  • Experience in Bench Characterization with Analog, Digital and Mixed signal IPs.
  • Hands-on experience in using lab equipment such as SMUs, DMM oscilloscopes and signal generators.
  • Good understanding of C, Python language. LabVIEW knowledge will be a great plus.
  • Good knowledge about regulators and reference measurements.
  • Excellent communication and interpersonal skills.

Job/Req. ID: HRC1202528

Company: Infineon Technologies

Location: Bangalore, KA

Job CategoryComputer Science or Electronics or VLSI Engineering

Do you want Job alerts on your Phone? Join our WhatsApp/Telegram Group

Naman Singh
Naman Singh
Naman Singh works as an Administrator for careersquare.in and commercesquare.in. He has total of 7 years of experience in the field of Recruitment and HR.