Silicon Architecture/Design Engineer, PhD, Early Career | Google Careers In Bangalore

Job description:

Google is looking for Engineers in Bangalore.

Duties and responsibilities:

In this role, you will shape the future of AI/ML hardware acceleration as a Silicon Architect/Design Engineer and drive cutting-edge TPU (Tensor Processing Unit) technology that fuels Google’s most demanding AI/ML applications. You will collaborate with hardware and software architects and designers to architect, model, analyze, define and design next-generation TPUs. You will have dynamic, multi-faceted responsibilities in areas such as product definition, design, and implementation, collaborating with the Engineering teams to drive the optimal balance between performance, power, features, schedule, and cost.

The ML, Systems, & Cloud AI (MSCA) organization at Google designs, implements, and manages the hardware, software, machine learning, and systems infrastructure for all Google services (Search, YouTube, etc.) and Google Cloud. Our end users are Googlers, Cloud customers and the billions of people who use Google services around the world.

Essential responsibilities:

  • Revolutionize Machine Learning (ML) workload characterization and benchmarking, and propose capabilities and optimizations for next-generation TPUs.
  • Develop architecture specifications that meet current and future computing requirements for AI/ML roadmap. Develop architectural and microarchitectural power/performance models, microarchitecture and RTL designs and evaluate quantitative and qualitative performance and power analysis.
  • Partner with hardware design, software, compiler, Machine Learning (ML) model and research teams for effective hardware/software codesign, creating high performance hardware/software interfaces.
  • Develop and adopt advanced AI/ML capabilities, drive accelerated and efficient design verification strategies and implementations.
  • Use AI techniques for faster and optimal Physical Design Convergence -Timing, floor planning, power grid and clock tree design etc. Investigate, validate, and optimize DFT, post-silicon test, and debug strategies, contributing to the advancement of silicon bring-up and qualification processes.

Minimum qualifications:

  • PhD degree in Electronics and Communication Engineering, Electrical Engineering, Computer Engineering or related technical field, or equivalent practical experience.
  • Experience with accelerator architectures and data center workloads.
  • Experience in programming languages (e.g., C++, Python, Verilog), Synopsys, Cadence tools.

Preferred qualifications:

  • 2 years of experience post PhD.
  • Experience with performance modeling tools.
  • Knowledge of arithmetic units, bus architectures, accelerators, or memory hierarchies.
  • Knowledge of high performance and low power design techniques.

Job/Req. ID: N/A

Company: Google

Location: Bangalore, KA

Job CategoryVLSI Engineering

Do you want Job alerts on your Phone? Join our WhatsApp/Telegram Group

Naman Singh
Naman Singh
Naman Singh works as an Administrator for careersquare.in and commercesquare.in. He has total of 7 years of experience in the field of Recruitment and HR.