Engineer/Sr Engineer – DFT | Qualcomm | Hyderabad, Telangana

Digital Systems Testing And Testable Design Reference Book

Job description:

Qualcomm is conducting an interview for the post of Engineer/Sr Engineer – DFT.

Job duties and responsibilities:

  • The person hired in to this role will be contributing to DFT insertion and validation effort of complex chip, core and/or blocks.
  • Responsible for taking any or all of the following aspects to closure in a timely fashion.
  • Analyze, propose best compression that can be achieved for given SoC/core/block
  • Own and deliver scan insertion, validate equivalence check
  • Debug/resolve any DRC issues, identify solution and work with front-end team to ensure DFT DRCs are fixed.
  • Analyzing and meeting ATPG coverage goals 99.5% for static and 90% for TDF
  • Owning MBIST insertion and verification activities
  • Owns STA constraints and work with STA team to resolve timing violations
  • Owns IDDQ constraints generation and validation
  • Working independently in the team to solve problems, enable his team to deliver on time with high quality
  • Responsible for deliverables of certain aspects of SoC DFT execution
  • Responsible for coming up with DFT architecture and improve overall test quality

Qualifications and experience required:

Bachelor’s degree in Computer Science, Engineering, Information Systems, or related field and 3+ years of Hardware Engineering or related work experience.

OR

Master’s degree in Computer Science, Engineering, Information Systems, or related field and 2+ years of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Engineering, Information Systems, or related field and 1+ year of Hardware Engineering or related work experience.

Required Skills/Expertise:

  • Minimum of 1+ years experience in the area of ASIC/DFT
  • In depth knowledge of DFT concepts
  • In depth knowledge and hands on experience in scan insertion, ATPG, coverage analysis, Transition delay test coverage analysis
  • Expertise in test mode timing constraints definition, knowledge in providing timing fixes/corrective actions for timing violations
  • Expertise in scripting languages such as perl, shell, etc.
  • Experience in simulating test vectors
  • Knowledge of equivalence check, DFT DRC rules both in RTL lint tool (like spyglass) and ATPG tool like (TK, TetraMax)
  • Working experience in Synopsis TetraMax/DFTMax and Cadence Encounter Test is a plus
  • Ability to work in an international team, dynamic environment
  • Ability to learn and adapt to new tools and methodologies.
  • Ability to do multi-tasking & work on several high priority designs in parallel.
  • Excellent problem solving skills
  • Excellent communication and team work skills and good English is required

About Qualcomm:

Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age – and this is where you come in.

Job/Req. ID: 3049619

Company: Qualcomm

Location: Hyderabad, Telangana

Job Category: VLSI Engineering

Join all India VLSI Jobs Telegram Group