ASIC and Firmware Design Intern [38349BR] | Synopsys | Pune, MH

Job description:

Synopsys is looking for a highly motivated and innovative digital design intern with knowledge of ASIC and Firmware development flows.

Job duties and responsibilities:

The candidate would be working as part of a highly experienced mixed-signal design and verification team, targeting the current and next generation NRZ and PAM-based SerDes products. Theoretical and practical background in high-speed serializer and data recovery circuits is a strong plus.

The position offers an excellent opportunity to work with an expert team of digital and mixed-signal engineers responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on prototype test-chips. The PHY IP development is very dynamic and provides an endless list of challenges. The candidate would have an initial training done by the top experts in the field as well as continuous on the job training and assignments. The work is very challenging, not only given the constant technological changes but also given the ownership and the need to charter unknown waters.

Qualifications and experience required:

  • Strong digital logic and Systems design aptitude.
  • Hands-on scripting experience with one of the languages (Csh, Bash, Tcl, Python, Perl)
  • Good communication skills
  • Must be self-motivated and proactive

Preferred Experience:

  • Basic understanding of Digital Signal Processing Algorithms would be an asset

Job/Req. ID: 38349BR

Company: Synopsys

Location: Bangalore, KA

Job CategoryVLSI Engineering

Join all India VLSI Jobs Telegram Group