Formal Verification Engineer II (R43704) | Cadence | Bangalore, KA

To prepare for your upcoming VLSI job interview, consider reading Morris Mano’s Digital Design book to brush up on the subject

Job description:

Cadence is conducting an interview for the post of Formal Verification Engineer.


  • BE/BTech/ME/MTech – Electrical / Electronics / VLSI with an experience as a design and verification engineer.
  • Strong background on verification fundamentals, environment planning, test plan generation, environment development is a must.
  • Design Verification experience verifying complex designs and leading projects from concept to verification closure.
  • Strong hands-on System Verilog Assertion coding experience and Formal verification environment development is required.
  • Exposure to cadence Jasper tool with apps like FPV, UNR, COV, CSR, C2RTL desirable.
  • Team player with strong communication skills, and ability to work independently on the verification of a portion of the design.
  • Prior experience in IP development teams would be an added advantage.

Job/Req. ID: R43704


Location: Bangalore

Job Category: VLSI Engineering

Join all India VLSI Jobs Telegram Group