Job description:
Google is conducting an interview for the post of Logic Design Engineer.
About the job:
Our computational challenges are so big, complex and unique we can’t just purchase off-the-shelf hardware, we’ve got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google’s services. As a Hardware Engineer, you design and build the systems that are the heart of the world’s largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.
As a part of our Server Chip Design team, you will be part of a team that creates the SoC VLSI design cycle from start to finish. You will collaborate closely with design and verification engineers in active projects, creating architecture definitions with RTL coding, and running block level simulations.
In this role, you will contribute in all phases of complex ASIC designs from design specification to production. You will collaborate with members of architecture, software, verification, power, timing, synthesis, etc. to specify and deliver high quality SoC/RTL. You’ll solve technical problems with innovative micro-architecture, practical logic solutions, and evaluate design options.
Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google’s product portfolio possible. We’re proud to be our engineers’ engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.
Job duties and responsibilities:
- Define the block level design document such as interface protocol, block diagram, transaction flow, pipeline, etc.
- Perform RTL development (e.g., coding and debug in Verilog, SystemVerilog, VHDL), function/performance simulation debug, and Lint/CDC/FV/UPF checks.
- Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
- Participate in test plan and coverage analysis of the block and SoC-level verification.
- Communicate and work with multi-disciplined and multi-site teams
Qualifications required:
- Bachelor’s degree in Electrical Engineering or equivalent practical experience.
- 4 years of experience in ASIC development with Verilog/SystemVerilog, VHDL, or Chisel.
- Experience with ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).
- Experience in SoC cycles.
Preferred qualifications:
- Experience with scripting languages (e.g., Python or Perl).
- Knowledge of arithmetic units, bus architectures, processor design, accelerators, or memory hierarchies.
- Knowledge of high performance and low power design techniques.
- Knowledge of FPGA, emulation platforms, and SoC architecture.
- Knowledge of assertion-based formal verification.
Job/Req. ID: N/A
Company: Google
Location: Bangalore, KA
Job category: Electrical or VLSI Engineering
Join all India VLSI Jobs or Electrical Jobs Telegram Group
Join all India Electrical Jobs WhatsApp Group
